NXP Semiconductors /MIMXRT1062 /IOMUXC /SW_MUX_CTL_PAD_GPIO_EMC_29

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_EMC_29

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_EMC_29 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: SEMC_CS0 of instance: semc

1 (ALT1): Select mux mode: ALT1 mux port: FLEXPWM3_PWMA00 of instance: flexpwm3

2 (ALT2): Select mux mode: ALT2 mux port: LPUART6_RTS_B of instance: lpuart6

3 (ALT3): Select mux mode: ALT3 mux port: LPSPI1_SDI of instance: lpspi1

4 (ALT4): Select mux mode: ALT4 mux port: FLEXIO1_FLEXIO15 of instance: flexio1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO4_IO29 of instance: gpio4

8 (ALT8): Select mux mode: ALT8 mux port: FLEXSPI2_A_DATA03 of instance: flexspi2

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_EMC_29

Links

() ()